n.自測試
In this paper, based on the build-in self-test for logic circuits, a new approach is proposed to reduce pseudorandom test sequence length. 本文建立在邏輯電路內部自測試的基礎上,提出了一種新的縮短偽隨機測試序列長度的方法。